ARM: dts: msm: Add super speed phy reset clocks for sdxpoorwills
Super speed phy needs to perform BCR reset using GCC_USB3_PHY_BCR
and GCC_USB3PHY_PHY_BCR.
Change-Id: I05be3c42d8d6195e639dc75679d4118adee10ec6
Signed-off-by:
Hemant Kumar <hemantk@codeaurora.org>
Loading
Please register or sign in to comment