Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 64f1edce authored by Danny Segal's avatar Danny Segal
Browse files

usb: dwc: Avoid Core and PHY HW operation when low power mode entry fails



When the DWC3 core fails to enter into low power mode due to P3 state, it
cancels the low power mode entry routine, but it leaves the HS-PHY irq in
disabled state and the QSCRATCH CTRL register modified. This could lead to
HW issues since the core has not entered into low power mode.

Change-Id: I1822cb57dfaeb0c5e15dab6c777ffedc2d7bd57d
Signed-off-by: default avatarDanny Segal <dsegal@codeaurora.org>
parent 12b56fe9
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment