Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 6cf4c49f authored by Channagoud Kadabi's avatar Channagoud Kadabi Committed by Prasad Sodagudi
Browse files

drivers: edac: Make ecc polling configurable



ECC can work both in polling and interrupt mode. Add config option to
enable polling mode.

Change-Id: I99668a143ecbd70a3a4f713f89268df64bfca2da

drivers: edac: Configure the interrupt as level triggered

As per the interrupt maps the ecc interrupt for llcc is level triggered.
Update the irq request call to pass the right trigger.

Change-Id: I029ca8fcf5207d2dffdb13ebc627c64811cf196a

edac: llcc: Add NULL pointer check and fix data types

Add NULL pointer check to make sure edac device is allocated properly,
pass nr_blocks as 0 to edac alloc control device api since the
block_name is null in case of llcc and change the data type of
llcc_banks to u32 instead of phys_addr_t.

Change-Id: I52a0d33a0d546db235751104cd225c29f79f5356

drivers: edac: Update banks for edac sysfs entry

Pass the number of banks and bank name to edac framework to have sysfs
nodes created for each llcc bank for reading out the ce/ue error counts.
Add edac device before registering for interrupt, as the interrupt
handler uses edac device for interrupt processing and would result into
crash if there is any ecc error immidiately after registering the interrupt
and before adding the edac device.

Change-Id: I2c36458684feaf68a63203f871df91f862354e6a
Signed-off-by: default avatarChannagoud Kadabi <ckadabi@codeaurora.org>
Signed-off-by: default avatarPrasad Sodagudi <psodagud@codeaurora.org>
parent 4026f98c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment