Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1f339fb0 authored by Susheel Khiani's avatar Susheel Khiani
Browse files

ARM: dts: msm: Ensure access control is always last context bank



In situation like pre-silicon when TZ image is not
available we allow HLOS to go ahead and program SMR
and S2CR registers during 1st attach call. In cases
where we have access_control CB, we call iommu_attach
immediately after access_control CB probe. Now if
iommu_attach is called before probing of all the
context banks we end up getting NULL ctx_drvdata
structure for all the CBs which are still to be
probed. As a result we end up getting NULL pointer
derefence error when going to program global registers.
So ensure that access_control is always the last
CB to be probed.

Change-Id: I71e49d051cba3fa3080b5c1a05205b5a61ec0c82
Signed-off-by: default avatarSusheel Khiani <skhiani@codeaurora.org>
parent 5d328014
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment