Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 59edf872 authored by Guru Das Srinagesh's avatar Guru Das Srinagesh
Browse files

power: smb5: Fix ITERM thresholds configuration



The registers CHGR_ADC_ITERM_UP_THD_MSB and CHGR_ADC_ITERM_LO_THD_MSB
(and their corresponding lower halves, *_LSB) are in big-endian format.
Write to, and read from, these registers in the big-endian format.

CRs-Fixed: 2264651
Change-Id: I16f31f411e865b6bbfe1e299fe8e9e2aff50b536
Signed-off-by: default avatarGuru Das Srinagesh <gurus@codeaurora.org>
parent 8b7fffb4
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment