Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 58c0f798 authored by Rongyi Chen's avatar Rongyi Chen Committed by Chen-Yu Tsai
Browse files

clk: sunxi-ng: h6: fix PWM gate/reset offset



Currently the register offset of the PWM bus gate in Allwinner H6 clock
driver is wrong.

Fix this issue.

Fixes: 542353ea ("clk: sunxi-ng: add support for the Allwinner H6 CCU")
Signed-off-by: default avatarRongyi Chen <chenyi@tt-cool.com>
[Icenowy: refactor commit message]
Signed-off-by: default avatarIcenowy Zheng <icenowy@aosc.io>
Signed-off-by: default avatarChen-Yu Tsai <wens@csie.org>
parent 2852bfbf
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment