ARM: dts: msm: add entry for PCIe0 to manage PCIe PHY PLL on lahaina

PCIe0 needs to manage PHY PLL on lahaina. Therefore add the DT
entries so that PCIe0 has to correct information to support this
request.

Change-Id: I622b4d3dc24e530554c23cbeeb0ee6dd528e5587