Commits · 5707291c6cada6db7344c90a548d02f427bf376c · e / devices / android_kernel_fairphone_FP4 · GitLab

Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

May 12, 2016
- Merge tag 'v4.7-rockchip-clk4' of... · 5707291c
  Stephen Boyd authored May 09, 2016
  5707291c
- clk: sunxi: Add display and TCON0 clocks driver · 98b8525a
  Maxime Ripard authored Apr 25, 2016
  98b8525a
May 09, 2016
- clk: rockchip: drop old_rate calculation on pll rate changes · 7e5385dc
  Heiko Stuebner authored Mar 15, 2016
  7e5385dc
- clk: rockchip: simplify GRF handling in pll clocks · c9c3c6ee
  Heiko Stuebner authored Mar 15, 2016
  c9c3c6ee
- clk: rockchip: lookup General Register Files in rockchip_clk_init · 6f339dc2
  Heiko Stuebner authored Mar 15, 2016
  6f339dc2
May 08, 2016
- clk: rockchip: fix the rk3399 sdmmc sample / drv name · 84752e8d
  Douglas Anderson authored May 04, 2016
  84752e8d
May 06, 2016
- clk: mvebu: new driver for Armada CP110 system controller · d3da3eae
  Thomas Petazzoni authored Apr 14, 2016
  d3da3eae
- dt-bindings: arm: add DT binding for Marvell CP110 system controller · 6e660e5c
  Thomas Petazzoni authored Apr 14, 2016
  6e660e5c
- clk: mvebu: new driver for Armada AP806 system controller · 89a426b1
  Thomas Petazzoni authored Apr 14, 2016
  89a426b1
- Merge branch 'clk-hi3519' into clk-next · f3bf9841
  Stephen Boyd authored May 06, 2016
  f3bf9841
- clk: hisilicon: add CRG driver for hi3519 soc · 6c9da387
  Jiancheng Xue authored Apr 23, 2016
  6c9da387
- clk: hisilicon: export some hisilicon APIs to modules · f6ff57c8
  Jiancheng Xue authored Apr 23, 2016
  f6ff57c8
- reset: hisilicon: add reset controller driver for hisilicon SOCs · 25824d52
  Jiancheng Xue authored Apr 23, 2016
  25824d52
- clk: bcm/kona: Do not use sizeof on pointer type · 4087a5f2
  Vaishali Thakkar authored Apr 28, 2016
  4087a5f2
- clk: qcom: msm8916: Fix crypto clock flags · 2a0974aa
  Andy Gross authored May 03, 2016
  2a0974aa
- Merge tag 'imx-clk-4.7-2' of... · 3cdaeb7d
  Stephen Boyd authored May 06, 2016
  3cdaeb7d
- clk: nxp: lpc18xx: Initialize clk_init_data::flags to 0 · a4447235
  Stephen Boyd authored May 06, 2016
  a4447235
- clk/axs10x: Add I2S PLL clock driver · 923587aa
  Jose Abreu authored May 02, 2016
  923587aa
May 03, 2016
- clk: imx7d: fix ahb clock mux 1 · 92a847e3
  Stefan Agner authored Apr 28, 2016
  92a847e3
- clk: fix comment of devm_clk_hw_register() · c47265ad
  Masahiro Yamada authored May 01, 2016
  c47265ad
- Merge tag 'clk-renesas-for-v4.7-tag3' of... · 71a553cf
  Stephen Boyd authored May 02, 2016
  71a553cf
- Merge tag 'sunxi-clocks-for-4.7' of... · 51de8760
  Stephen Boyd authored May 02, 2016
  51de8760
May 02, 2016
- Merge tag 'tegra-for-4.7-clk' of... · 5bc75324
  Stephen Boyd authored May 02, 2016
  5bc75324
- Merge tag 'v4.7-rockchip-clk3' of... · 5569aedf
  Stephen Boyd authored May 02, 2016
  5569aedf
Apr 28, 2016
- clk: tegra: dfll: Reformat CVB frequency table · 2690e912
  Thierry Reding authored Apr 08, 2016
  2690e912
- clk: tegra: dfll: Properly clean up on failure and removal · f7c42d98
  Thierry Reding authored Apr 08, 2016
  f7c42d98
- clk: tegra: dfll: Make code more comprehensible · e8f6a68c
  Thierry Reding authored Apr 08, 2016
  e8f6a68c
- clk: tegra: dfll: Reference CVB table instead of copying data · 27ed2f7e
  Thierry Reding authored Apr 08, 2016
  27ed2f7e
- clk: tegra: dfll: Update kerneldoc · 8eaaae99
  Thierry Reding authored Apr 08, 2016
  8eaaae99
- clk: tegra: Fix PLL_U post divider and initial rate on Tegra30 · 79709730
  Lucas Stach authored Feb 29, 2016
  79709730
- clk: tegra: Initialize PLL_C to sane rate on Tegra30 · a02cc84a
  Lucas Stach authored Feb 29, 2016
  a02cc84a
- clk: tegra: Fix pllre Tegra210 and add pll_re_out1 · 926655f9
  Rhyland Klein authored Mar 21, 2016
  926655f9
- clk: tegra: Add sor_safe clock · a91bb605
  Thierry Reding authored Apr 20, 2015
  a91bb605
- clk: tegra: dpaux and dpaux1 are fixed factor clocks · eede7113
  Thierry Reding authored Apr 20, 2015
  eede7113
- clk: tegra: Add dpaux1 clock · 98c4b366
  Thierry Reding authored Apr 20, 2015
  98c4b366
- clk: tegra: Use correct parent for dpaux clock · 3d0f4e5f
  Thierry Reding authored Apr 20, 2015
  3d0f4e5f
- clk: tegra: Add fixed factor peripheral clock type · 1ec7032a
  Thierry Reding authored Apr 20, 2015
  1ec7032a
- clk: tegra: Special-case mipi-cal parent on Tegra114 · 07314fc1
  Thierry Reding authored Apr 08, 2015
  07314fc1
- clk: tegra: Remove trailing blank line · a9caa848
  Thierry Reding authored Apr 20, 2015
  a9caa848
- clk: tegra: Constify peripheral clock registers · 7e14f223
  Thierry Reding authored Apr 20, 2015
  7e14f223