Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9fc043e0 authored by Harshdeep Dhatt's avatar Harshdeep Dhatt
Browse files

msm: kgsl: Set Clear bit to 0 in CP_PROTECT_CNTL for a6xx



Currently this bit is set to 1. This causes the contents
of CP_PROTECT_STATUS to be cleared out when it is read in
CP_REGISTER_PROTECTED_ERROR interrupt. Set this bit to 0
so that CP_PROTECT_STATUS is not cleared out.

Change-Id: I8be85c1c93b303171d8ca77c086d62988b8087fc
Signed-off-by: default avatarHarshdeep Dhatt <hdhatt@codeaurora.org>
parent fa403c81
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment