New clock sync control loop.
Change clock sync control to velicity form PI loop. Tuned for office LAN and WiFi conditions, will probably perform better in clean environments. Improve packet filtering to prevent clock sync on bad rtt. Changed diag interface to take rtt times, P, I, D are no longer supported. Change-Id: Id7758262c5f987f07d7091aba6c0874d7c19f387
Loading
Please register or sign in to comment