Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ee87a27d authored by Rohit Vaswani's avatar Rohit Vaswani Committed by Stephen Boyd
Browse files

gpio: msm-v3: Clear the interrupt status by writing 0 



With TLMM-V3, the GPIO_INTR_STATUS register now requires
us to write 0 to clear the interrupt status. Earlier TLMM
versions required us to write 1 to clear the interrupt status.

Change-Id: Ic96ab6f3850fd4ac1164761c8f71c88e57fd4de5
Signed-off-by: default avatarRohit Vaswani <rvaswani@codeaurora.org>
parent 32a73a46
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment