Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit e46ae1db authored by Rajkumar Raghupathy's avatar Rajkumar Raghupathy Committed by Stephen Boyd
Browse files

USB: msm72k_otg: Handle clearing all otg interrupt status bits



Hardware is generating a 1MSIS interrupt during PHY reset while doing a
USB disconnect and is not being cleared. Handle such corner cases and
clear all otg interrupts.

CRs-Fixed: 384247
Change-Id: I0b220fa05a3446471f2c5adac197339fac1ed9d7
Signed-off-by: default avatarRajkumar Raghupathy <raghup@codeaurora.org>
parent 7bcd775b
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment