Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit cedf74db authored by Rohit Vaswani's avatar Rohit Vaswani
Browse files

soc: cpu_pwr_ctl: modify the CPU and L2 sequence for 8994-V2



The CPU and L2 bootup sequence has different timing restrictions for
8994 V2. Modify the sequence as per the recommendations. This should
continue to work for 8994 V1.

Change-Id: Ia31e26f9e616713dc0671792407173e92c5ab44a
Signed-off-by: default avatarRohit Vaswani <rvaswani@codeaurora.org>
parent a3931eb3
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment