msm: pil-q6v5: Disable Q6 core_clk and core_rclk gating

Leaving clock gating enabled for these causes issues for
JTAG debugging. Disable clock gating by default and leave
enabling it again to the Q6 software.

Change-Id: Id6c41b93b94e5fe05a80918aa1e0ce129e857ccc
Signed-off-by: Matt Wagantall <mattw@codeaurora.org>