Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ae8a2e4c authored by Anji Jonnala's avatar Anji Jonnala Committed by Gerrit - the friendly Code Review server
Browse files

drivers: lpm-workarounds: Enable L1/L2 clock gating WA



L1/L2 dynamic clock gating feature gates the L1/L2 clock
automatically which saves dynamic power. Core and L2 should be
quiescent state while enabling L1/L2 clock gating, hence early boot
code can't enable this for perf core0 and L2.
Implement a WA which will get called when perf cluster is in
low power mode to enable L1/L2 clock gating for perf core0 and L2.

Change-Id: Ia268d90a306770a4089370f83e3c9101c2661f1c
Signed-off-by: default avatarAnji Jonnala <anjir@codeaurora.org>
Signed-off-by: default avatarSridhar Gujje <sgujje@codeaurora.org>
Signed-off-by: default avatarBharat Pawar <bpawar@codeaurora.org>
Signed-off-by: default avatarNirmal Abraham <nabrah@codeaurora.org>
parent eab5541e
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment