msm: clock-8226: Fix incorrect voltage limit value
The hw and sw frequency plan rounded the SVS frequency limit for the
vcodec clk to different values.
Change-Id: I721556cbdce7923f287eb733ccf16701ea7d3347
Signed-off-by:
Patrick Daly <pdaly@codeaurora.org>
Loading
Please register or sign in to comment