Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 8f113d7d authored by Mark Brown's avatar Mark Brown
Browse files

ASoC: arizona: Optimise FLL loop gains



For optimal performance the FLL loop gain should be adjusted depending on
the frequency of the input clock for the loop.

Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent 576411be
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment