Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 7b3926b3 authored by Tomi Valkeinen's avatar Tomi Valkeinen
Browse files

OMAPDSS: DISPC: store core clk rate



Store dispc core clock rate so that it's available for calculations even
if the HW is disabled.

Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parent f8ad984c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment