msm: mdm9630: Configure BLSP1 UART2 as UART
Configure BLSP1 UART2 core as high speed UART.
This patch disables the SPI over QUP2 as GPIO pins
are shared between UART and QUP cores.
Change-Id: I64d7b2b1ba19e7ff6fe499d33162239f43eae07f
Signed-off-by:
Dilip Kota <c_dkota@codeaurora.org>
Loading
Please register or sign in to comment