Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 6141e534 authored by Matt Wagantall's avatar Matt Wagantall Committed by Stephen Boyd
Browse files

msm: gdsc: Delay 1us after enabling rails while clocks are re-enabled



The GDSC state-machine will temporarily disable clocks to a power
domain while the core reset sequence is performed. After power is
enabled, the clocks will take 4 cycles to re-enable.

This scenario only occurs if gdsc_enable() is called while clocks are
enabled. While this is not the recommended order for device drivers
to perform these steps, the 1us delay is added here just in case
the recommendation is not followed.

Change-Id: Ieff39755561b6f82731747cf0984d8d401001060
Signed-off-by: default avatarMatt Wagantall <mattw@codeaurora.org>
parent a5432d4a
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment