drm/i915: fix relaxed tiling for gen <= 3 && !g33

g33/pineview doesn't have any alignment constrains for unfenced tiled
buffers. But older chips have. Fix this.

Problem introduced in a00b10c3.

Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>