Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 56597e8d authored by Oleg Perelet's avatar Oleg Perelet
Browse files

msm: kgsl: Change hardware clock gating delay 



Extend delay between clk_en and ready signal for TP.

Change-Id: I3ed7cbed4b10f65772d6ef1f7f461fa557b53245
Signed-off-by: default avatarOleg Perelet <operelet@codeaurora.org>
parent bcd93bb6
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment