Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 5129fec5 authored by Pratik Patel's avatar Pratik Patel Committed by Stephen Boyd
Browse files

coresight: sequence FFCR writes during __etb_disable



Instead of writing FFCR bits 12 and 6 at once, sequence them i.e.
write bit 12 first to set ETB to stop on flush and followed by
setting bit 6 to trigger manual flush.

This should avoid any possible race between flush completing
before bit 12 getting set.

Change-Id: I0567701d34cb33a35d6bd876636a296532b9e400
Signed-off-by: default avatarPratik Patel <pratikp@codeaurora.org>
parent 0b4c8dc9
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment