Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 48f4293f authored by Junjie Wu's avatar Junjie Wu Committed by Stephen Boyd
Browse files

msm: clock: Call regulator_enable/disable when updating vdd



When all clocks on a regulator are disabled, regulator_disable should
be called.  Likewise, when first clock is prepared, regulator_enable
should be called.

Add regulator_enable/disable function during voltage voting.

Change-Id: I791e6faffe58870990a7865b7f241ec53f50012b
Signed-off-by: default avatarJunjie Wu <junjiew@codeaurora.org>
parent 9e699750
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment