Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 2a7a5cad authored by Rajesh Kemisetti's avatar Rajesh Kemisetti Committed by Stephen Boyd
Browse files

msm: kgsl: Add cache flush for A20x



Adding extra cache flush command to make sure that CP block
gets event from RB all the time to avoid race conditions because of
clock switches. this is to improve stability on 8x25 target.

Change-Id: Ie411be46fa166864073d35c50085a8f2506d0eb8
Signed-off-by: default avatarRajesh Kemisetti <rajeshk@codeaurora.org>
parent e0e297ca
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment