ARM: dts: msm: Add CoreSight byte counter interrupt for 8226
The CoreSight block can produce an interrupt on transfer of
programmed number of bytes to ETR-memory. Add device tree
entry to support this feature.
Change-Id: I1d2ff81def7573b1b0ed44dc4c94553594f2a386
Signed-off-by:
Pushkar Joshi <pushkarj@codeaurora.org>
Loading
Please register or sign in to comment