Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit fa0406a8 authored by Paul Walmsley's avatar Paul Walmsley Committed by paul
Browse files

OMAP3 SRAM: clear the SDRC PWRENA bit during SDRC frequency change



Clear the SDRC_POWER.PWRENA bit before putting the SDRAM into self-refresh
mode.  This prevents the SDRC from attempting to power off the SDRAM,
which can cause the system to hang.

Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
parent d75d9e73
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment