Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ce2f50b4 authored by Naveen Gupta's avatar Naveen Gupta Committed by Wim Van Sebroeck
Browse files

[WATCHDOG] i6300esb-set_correct_reload_register_bit



This patch writes into bit 8 of the reload register to perform the
correct 'Reload Sequence' instead of writing into bit 4 of Watchdog for
Intel 6300ESB chipset.

Signed-off-by: default avatarNaveen Gupta <ngupta@google.com>
Signed-off-by: default avatarDavid Hardeman <david@2gen.com>
Signed-off-by: default avatarWim Van Sebroeck <wim@iguana.be>
Signed-off-by: default avatarAndrew Morton <akpm@osdl.org>
parent 28562af3
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment