Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit eac9d4d3 authored by Vikram Mulukutla's avatar Vikram Mulukutla Committed by Satya Durga Srinivasu Prabhala
Browse files

sched: walt: Optimize cycle counter reads



The cycle counter read is a bit of an expensive operation and requires
locking across all CPUs in a frequency domain. Optimize this by
returning the same value if the delta between two reads is zero i.e
two reads are done in the same sched context for the same CPU.

Change-Id: I99da5a704d3652f53c8564ba7532783d3288f227
Signed-off-by: default avatarVikram Mulukutla <markivx@codeaurora.org>
[pkondeti@codeaurora.org: limit the optimization to the
same CPU for the sched context]
Signed-off-by: default avatarPavankumar Kondeti <pkondeti@codeaurora.org>
Signed-off-by: default avatarSatya Durga Srinivasu Prabhala <satyap@codeaurora.org>
parent 308ef5aa
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment