Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dff9cba6 authored by Niklas Cassel's avatar Niklas Cassel Committed by Lorenzo Pieralisi
Browse files

bindings: PCI: artpec: Add support for endpoint mode 



The PCIe controller integrated in ARTPEC-6 SoCs is capable of operating in
endpoint mode. Add endpoint mode support to the artpec6 driver.

Signed-off-by: default avatarNiklas Cassel <niklas.cassel@axis.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
parent 87c9a730

Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt

+2 −1
Original line number Diff line number Diff line
@@ -4,7 +4,8 @@ This PCIe host controller is based on the Synopsys DesignWare PCIe IP 
and thus inherits all the common properties defined in designware-pcie.txt.



Required properties:

- compatible: "axis,artpec6-pcie", "snps,dw-pcie"

- compatible: "axis,artpec6-pcie", "snps,dw-pcie" for ARTPEC-6 in RC mode;

	      "axis,artpec6-pcie-ep", "snps,dw-pcie" for ARTPEC-6 in EP mode;

- reg: base addresses and lengths of the PCIe controller (DBI),

	the PHY controller, and configuration address space.

- reg-names: Must include the following entries: