Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 87c9a730 authored by Niklas Cassel's avatar Niklas Cassel Committed by Lorenzo Pieralisi
Browse files

PCI: dwc: artpec6: Split artpec6_pcie_establish_link() into smaller functions 



Split artpec6_pcie_establish_link() into smaller functions
to better match other drivers such as dra7xx and imx6.
This is also done to prepare for endpoint mode support.

Signed-off-by: default avatarNiklas Cassel <niklas.cassel@axis.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
parent bc5d7dfa

drivers/pci/dwc/pcie-artpec6.c

+29 −26
Original line number Diff line number Diff line
@@ -34,8 +34,6 @@ struct artpec6_pcie { 


/* PCIe Port Logic registers (memory-mapped) */

#define PL_OFFSET			0x700

#define PCIE_PHY_DEBUG_R0		(PL_OFFSET + 0x28)

#define PCIE_PHY_DEBUG_R1		(PL_OFFSET + 0x2c)



/* ARTPEC-6 specific registers */

#define PCIECFG				0x18
@@ -80,18 +78,23 @@ static u64 artpec6_pcie_cpu_addr_fixup(u64 pci_addr) 
	return pci_addr & ARTPEC6_CPU_TO_BUS_ADDR;

}



static int artpec6_pcie_establish_link(struct artpec6_pcie *artpec6_pcie)

static int artpec6_pcie_establish_link(struct dw_pcie *pci)

{

	struct dw_pcie *pci = artpec6_pcie->pci;

	struct pcie_port *pp = &pci->pp;

	struct artpec6_pcie *artpec6_pcie = to_artpec6_pcie(pci);

	u32 val;

	unsigned int retries;



	/* Hold DW core in reset */

	val = artpec6_pcie_readl(artpec6_pcie, PCIECFG);

	val |= PCIECFG_CORE_RESET_REQ;

	val |= PCIECFG_LTSSM_ENABLE;

	artpec6_pcie_writel(artpec6_pcie, PCIECFG, val);



	return 0;

}



static void artpec6_pcie_init_phy(struct artpec6_pcie *artpec6_pcie)

{

	u32 val;

	unsigned int retries;



	val = artpec6_pcie_readl(artpec6_pcie, PCIECFG);

	val |=  PCIECFG_RISRCREN |	/* Receiver term. 50 Ohm */

		PCIECFG_MODE_TX_DRV_EN |
@@ -131,30 +134,25 @@ static int artpec6_pcie_establish_link(struct artpec6_pcie *artpec6_pcie) 
		val = readl(artpec6_pcie->phy_base + PHY_STATUS);

		retries--;

	} while (retries && !(val & PHY_COSPLLLOCK));

}



static void artpec6_pcie_assert_core_reset(struct artpec6_pcie *artpec6_pcie)

{

	u32 val;



	/* Take DW core out of reset */

	val = artpec6_pcie_readl(artpec6_pcie, PCIECFG);

	val &= ~PCIECFG_CORE_RESET_REQ;

	val |= PCIECFG_CORE_RESET_REQ;

	artpec6_pcie_writel(artpec6_pcie, PCIECFG, val);

	usleep_range(100, 200);

}



	/* setup root complex */

	dw_pcie_setup_rc(pp);

static void artpec6_pcie_deassert_core_reset(struct artpec6_pcie *artpec6_pcie)

{

	u32 val;



	/* assert LTSSM enable */

	val = artpec6_pcie_readl(artpec6_pcie, PCIECFG);

	val |= PCIECFG_LTSSM_ENABLE;

	val &= ~PCIECFG_CORE_RESET_REQ;

	artpec6_pcie_writel(artpec6_pcie, PCIECFG, val);



	/* check if the link is up or not */

	if (!dw_pcie_wait_for_link(pci))

		return 0;



	dev_dbg(pci->dev, "DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n",

		dw_pcie_readl_dbi(pci, PCIE_PHY_DEBUG_R0),

		dw_pcie_readl_dbi(pci, PCIE_PHY_DEBUG_R1));



	return -ETIMEDOUT;

	usleep_range(100, 200);

}



static void artpec6_pcie_enable_interrupts(struct artpec6_pcie *artpec6_pcie)
@@ -171,7 +169,12 @@ static int artpec6_pcie_host_init(struct pcie_port *pp) 
	struct dw_pcie *pci = to_dw_pcie_from_pp(pp);

	struct artpec6_pcie *artpec6_pcie = to_artpec6_pcie(pci);



	artpec6_pcie_establish_link(artpec6_pcie);

	artpec6_pcie_assert_core_reset(artpec6_pcie);

	artpec6_pcie_init_phy(artpec6_pcie);

	artpec6_pcie_deassert_core_reset(artpec6_pcie);

	dw_pcie_setup_rc(pp);

	artpec6_pcie_establish_link(pci);

	dw_pcie_wait_for_link(pci);

	artpec6_pcie_enable_interrupts(artpec6_pcie);



	return 0;