Commit d54e8801 authored Oct 01, 2015 by Vladimir Zapolskiy Committed by Brian Norris Oct 04, 2015

mtd: nand: lpc32xx_slc: fix calculation of timing arcs from given values



According to LPC32xx User's Manual all values measured in clock cycles
are programmable from 1 to 16 clocks (4 bits) starting from 0 in
bitfield, the current version of calculated clock cycles is too
conservative.

Correctness of 0 bitfield value (i.e. programmed 1 clock
timing) is proven with actual NAND chip devices.

Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
Signed-off-by: Brian Norris <computersforpeace@gmail.com>

parent 08d3cd5e

drivers/mtd/nand/lpc32xx_slc.c

+1 −1

Original line number	Diff line number	Diff line
		@@ -95,7 +95,7 @@
		* slc_tac register definitions
		**********************************************************************/
		/* Computation of clock cycles on basis of controller and device clock rates */
		#define SLCTAC_CLOCKS(c, n, s) (min_t(u32, 1 + (c / n), 0xF) << s)
		#define SLCTAC_CLOCKS(c, n, s) (min_t(u32, DIV_ROUND_UP(c, n) - 1, 0xF) << s)

		/* Clock setting for RDY write sample wait time in 2n clocks /
		#define SLCTAC_WDR(n) (((n) & 0xF) << 28)