ARM: dts: msm: Update SPI maximum frequency for QUP instances on QCS405
BLSP0 QUP2 and BLSP0 QUP3 clock frequencies
are limited to 25Mhz because of timing closure
limitation at hardware level.
Change-Id: Ic45c127df75f8f16607fce5b17692dfe65db1166
Signed-off-by:
Dilip Kota <dkota@codeaurora.org>
Loading
Please register or sign in to comment