Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4675bdd8 authored by Zhi Wang's avatar Zhi Wang Committed by Greg Kroah-Hartman
Browse files

drm/i915/gvt: Clear the shadow page table entry after post-sync



commit 121d760d upstream.

A shadow page table entry needs to be cleared after being set as
post-sync. This patch fixes the recent error reported in Win7-32 test.

Fixes: 2707e444 ("drm/i915/gvt: vGPU graphics memory virtualization")
Signed-off-by: default avatarZhi Wang <zhi.a.wang@intel.com>
Signed-off-by: default avatarZhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 9fc16b25
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment