Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e70d513c authored by Deepak Katragadda's avatar Deepak Katragadda
Browse files

clk: msm: clock-mmss-8996: Update the csi clock frequencies 



Update the frequency table for the csi clock sources to
support running them at 320MHz.

Change-Id: Ia6d79cf9daa5f55d39113c924881e29b06e2e621
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
parent 473b8a2d

drivers/clk/msm/clock-mmss-8996.c

+8 −0
Original line number Diff line number Diff line
@@ -428,6 +428,7 @@ static struct clk_freq_tbl ftbl_csi0_clk_src[] = { 
static struct clk_freq_tbl ftbl_csi0_clk_src_v2[] = {

	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -437,6 +438,7 @@ static struct clk_freq_tbl ftbl_csi0_clk_src_v3[] = { 
	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 266666667,  mmpll0_out_main,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -562,6 +564,7 @@ static struct clk_freq_tbl ftbl_csi1_clk_src[] = { 
static struct clk_freq_tbl ftbl_csi1_clk_src_v2[] = {

	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -571,6 +574,7 @@ static struct clk_freq_tbl ftbl_csi1_clk_src_v3[] = { 
	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 266666667,  mmpll0_out_main,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -604,6 +608,7 @@ static struct clk_freq_tbl ftbl_csi2_clk_src[] = { 
static struct clk_freq_tbl ftbl_csi2_clk_src_v2[] = {

	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -613,6 +618,7 @@ static struct clk_freq_tbl ftbl_csi2_clk_src_v3[] = { 
	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 266666667,  mmpll0_out_main,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -646,6 +652,7 @@ static struct clk_freq_tbl ftbl_csi3_clk_src[] = { 
static struct clk_freq_tbl ftbl_csi3_clk_src_v2[] = {

	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END
@@ -655,6 +662,7 @@ static struct clk_freq_tbl ftbl_csi3_clk_src_v3[] = { 
	F_MM( 100000000, mmsscc_gpll0_div,    3,    0,     0),

	F_MM( 200000000,     mmsscc_gpll0,    3,    0,     0),

	F_MM( 266666667,  mmpll0_out_main,    3,    0,     0),

	F_MM( 320000000,  mmpll4_out_main,    3,    0,     0),

	F_MM( 480000000,  mmpll4_out_main,    2,    0,     0),

	F_MM( 600000000,     mmsscc_gpll0,    1,    0,     0),

	F_END