ASoC: wcd9330: Fix the fll clock settings
The FLL clock settings like threshold and clock multipliers are
dependent on the rate of the codec clock. Fix the FLL settings
and make them dependent on the codec clock rate. This will make
sure the CPE block on codec is supplied with the correct clock
and will avoid unexpected issues on CPE block.
Change-Id: I3a57a86c6a66e4033dbbe8c68c67297f89005763
Signed-off-by:
Bhalchandra Gajare <gajare@codeaurora.org>
Loading
Please register or sign in to comment