Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d6e15eef authored by Magnus Damm's avatar Magnus Damm Committed by Paul Mundt
Browse files

ARM: mach-shmobile: Break out INTC IRQ code 



Add INTC_IRQ_PINS_16() and INTC_IRQ_PINS_32() to mach/intc.h.
These macros define 16 or 32 external IRQ pins on a certain
memory base address. Can be used with INTCA or INTCS.

Signed-off-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent ab61a685

arch/arm/mach-shmobile/include/mach/intc.h

0 → 100644
+195 −0
Original line number Original line Diff line number Diff line 
#ifndef __ASM_MACH_INTC_H

#define __ASM_MACH_INTC_H

#include <linux/sh_intc.h>



#define INTC_IRQ_PINS_ENUM_16L(p)				\

	p ## _IRQ0, p ## _IRQ1, p ## _IRQ2, p ## _IRQ3,		\

	p ## _IRQ4, p ## _IRQ5, p ## _IRQ6, p ## _IRQ7,		\

	p ## _IRQ8, p ## _IRQ9, p ## _IRQ10, p ## _IRQ11,	\

	p ## _IRQ12, p ## _IRQ13, p ## _IRQ14, p ## _IRQ15



#define INTC_IRQ_PINS_ENUM_16H(p)				\

	p ## _IRQ16, p ## _IRQ17, p ## _IRQ18, p ## _IRQ19,	\

	p ## _IRQ20, p ## _IRQ21, p ## _IRQ22, p ## _IRQ23,	\

	p ## _IRQ24, p ## _IRQ25, p ## _IRQ26, p ## _IRQ27,	\

	p ## _IRQ28, p ## _IRQ29, p ## _IRQ30, p ## _IRQ31



#define INTC_IRQ_PINS_VECT_16L(p, vect)				\

	vect(p ## _IRQ0, 0x0200), vect(p ## _IRQ1, 0x0220),	\

	vect(p ## _IRQ2, 0x0240), vect(p ## _IRQ3, 0x0260),	\

	vect(p ## _IRQ4, 0x0280), vect(p ## _IRQ5, 0x02a0),	\

	vect(p ## _IRQ6, 0x02c0), vect(p ## _IRQ7, 0x02e0),	\

	vect(p ## _IRQ8, 0x0300), vect(p ## _IRQ9, 0x0320),	\

	vect(p ## _IRQ10, 0x0340), vect(p ## _IRQ11, 0x0360),	\

	vect(p ## _IRQ12, 0x0380), vect(p ## _IRQ13, 0x03a0),	\

	vect(p ## _IRQ14, 0x03c0), vect(p ## _IRQ15, 0x03e0)



#define INTC_IRQ_PINS_VECT_16H(p, vect)				\

	vect(p ## _IRQ16, 0x3200), vect(p ## _IRQ17, 0x3220),	\

	vect(p ## _IRQ18, 0x3240), vect(p ## _IRQ19, 0x3260),	\

	vect(p ## _IRQ20, 0x3280), vect(p ## _IRQ21, 0x32a0),	\

	vect(p ## _IRQ22, 0x32c0), vect(p ## _IRQ23, 0x32e0),	\

	vect(p ## _IRQ24, 0x3300), vect(p ## _IRQ25, 0x3320),	\

	vect(p ## _IRQ26, 0x3340), vect(p ## _IRQ27, 0x3360),	\

	vect(p ## _IRQ28, 0x3380), vect(p ## _IRQ29, 0x33a0),	\

	vect(p ## _IRQ30, 0x33c0), vect(p ## _IRQ31, 0x33e0)



#define INTC_IRQ_PINS_MASK_16L(p, base)					\

	{ base + 0x40, base + 0x60, 8, /* INTMSK00A / INTMSKCLR00A */	\

	  { p ## _IRQ0, p ## _IRQ1, p ## _IRQ2, p ## _IRQ3,		\

	    p ## _IRQ4, p ## _IRQ5, p ## _IRQ6, p ## _IRQ7 } },		\

	{ base + 0x44, base + 0x64, 8, /* INTMSK10A / INTMSKCLR10A */	\

	  { p ## _IRQ8, p ## _IRQ9, p ## _IRQ10, p ## _IRQ11,		\

	    p ## _IRQ12, p ## _IRQ13, p ## _IRQ14, p ## _IRQ15 } }



#define INTC_IRQ_PINS_MASK_16H(p, base)					\

	{ base + 0x48, base + 0x68, 8, /* INTMSK20A / INTMSKCLR20A */	\

	  { p ## _IRQ16, p ## _IRQ17, p ## _IRQ18, p ## _IRQ19,		\

	    p ## _IRQ20, p ## _IRQ21, p ## _IRQ22, p ## _IRQ23 } },	\

	{ base + 0x4c, base + 0x6c, 8, /* INTMSK30A / INTMSKCLR30A */	\

	  { p ## _IRQ24, p ## _IRQ25, p ## _IRQ26, p ## _IRQ27,		\

	    p ## _IRQ28, p ## _IRQ29, p ## _IRQ30, p ## _IRQ31 } }



#define INTC_IRQ_PINS_PRIO_16L(p, base)					\

	{ base + 0x10, 0, 32, 4, /* INTPRI00A */			\

	  { p ## _IRQ0, p ## _IRQ1, p ## _IRQ2, p ## _IRQ3,		\

	    p ## _IRQ4, p ## _IRQ5, p ## _IRQ6, p ## _IRQ7 } },		\

	{ base + 0x14, 0, 32, 4, /* INTPRI10A */			\

	  { p ## _IRQ8, p ## _IRQ9, p ## _IRQ10, p ## _IRQ11,		\

	    p ## _IRQ12, p ## _IRQ13, p ## _IRQ14, p ## _IRQ15 } }



#define INTC_IRQ_PINS_PRIO_16H(p, base)					\

	{ base + 0x18, 0, 32, 4, /* INTPRI20A */			\

	  { p ## _IRQ16, p ## _IRQ17, p ## _IRQ18, p ## _IRQ19,		\

	    p ## _IRQ20, p ## _IRQ21, p ## _IRQ22, p ## _IRQ23 } },	\

	{ base + 0x1c, 0, 32, 4, /* INTPRI30A */			\

	  { p ## _IRQ24, p ## _IRQ25, p ## _IRQ26, p ## _IRQ27,		\

	    p ## _IRQ28, p ## _IRQ29, p ## _IRQ30, p ## _IRQ31 } }



#define INTC_IRQ_PINS_SENSE_16L(p, base)				\

	{ base + 0x00, 32, 4, /* ICR1A */				\

	  { p ## _IRQ0, p ## _IRQ1, p ## _IRQ2, p ## _IRQ3,		\

	    p ## _IRQ4, p ## _IRQ5, p ## _IRQ6, p ## _IRQ7 } },		\

	{ base + 0x04, 32, 4, /* ICR2A */				\

	  { p ## _IRQ8, p ## _IRQ9, p ## _IRQ10, p ## _IRQ11,		\

	    p ## _IRQ12, p ## _IRQ13, p ## _IRQ14, p ## _IRQ15 } }



#define INTC_IRQ_PINS_SENSE_16H(p, base)				\

	{ base + 0x08, 32, 4, /* ICR3A */				\

	  { p ## _IRQ16, p ## _IRQ17, p ## _IRQ18, p ## _IRQ19,		\

	    p ## _IRQ20, p ## _IRQ21, p ## _IRQ22, p ## _IRQ23 } },	\

	{ base + 0x0c, 32, 4, /* ICR4A */				\

	  { p ## _IRQ24, p ## _IRQ25, p ## _IRQ26, p ## _IRQ27,		\

	    p ## _IRQ28, p ## _IRQ29, p ## _IRQ30, p ## _IRQ31 } }



#define INTC_IRQ_PINS_ACK_16L(p, base)					\

	{ base + 0x20, 0, 8, /* INTREQ00A */				\

	  { p ## _IRQ0, p ## _IRQ1, p ## _IRQ2, p ## _IRQ3,		\

	    p ## _IRQ4, p ## _IRQ5, p ## _IRQ6, p ## _IRQ7 } },		\

	{ base + 0x24, 0, 8, /* INTREQ10A */				\

	  { p ## _IRQ8, p ## _IRQ9, p ## _IRQ10, p ## _IRQ11,		\

	    p ## _IRQ12, p ## _IRQ13, p ## _IRQ14, p ## _IRQ15 } }



#define INTC_IRQ_PINS_ACK_16H(p, base)					\

	{ base + 0x28, 0, 8, /* INTREQ20A */				\

	  { p ## _IRQ16, p ## _IRQ17, p ## _IRQ18, p ## _IRQ19,		\

	    p ## _IRQ20, p ## _IRQ21, p ## _IRQ22, p ## _IRQ23 } },	\

	{ base + 0x2c, 0, 8, /* INTREQ30A */				\

	  { p ## _IRQ24, p ## _IRQ25, p ## _IRQ26, p ## _IRQ27,		\

	    p ## _IRQ28, p ## _IRQ29, p ## _IRQ30, p ## _IRQ31 } }



#define INTC_IRQ_PINS_16(p, base, vect, str)				\

									\

static struct resource p ## _resources[] __initdata = {			\

	[0] = {								\

		.start	= base,						\

		.end	= base + 0x64,					\

		.flags	= IORESOURCE_MEM,				\

	},								\

};									\

									\

enum {									\

	p ## _UNUSED = 0,						\

	INTC_IRQ_PINS_ENUM_16L(p),					\

};									\

									\

static struct intc_vect p ## _vectors[] __initdata = {			\

	INTC_IRQ_PINS_VECT_16L(p, vect),				\

};									\

									\

static struct intc_mask_reg p ## _mask_registers[] __initdata = {	\

	INTC_IRQ_PINS_MASK_16L(p, base),				\

};									\

									\

static struct intc_prio_reg p ## _prio_registers[] __initdata = {	\

	INTC_IRQ_PINS_PRIO_16L(p, base),				\

};									\

									\

static struct intc_sense_reg p ## _sense_registers[] __initdata = {	\

	INTC_IRQ_PINS_SENSE_16L(p, base),				\

};									\

									\

static struct intc_mask_reg p ## _ack_registers[] __initdata = {	\

	INTC_IRQ_PINS_ACK_16L(p, base),					\

};									\

									\

static struct intc_desc p ## _desc __initdata = {			\

	.name = str,							\

	.resource = p ## _resources,					\

	.num_resources = ARRAY_SIZE(p ## _resources),			\

	.hw = INTC_HW_DESC(p ## _vectors, NULL,				\

			     p ## _mask_registers, p ## _prio_registers, \

			     p ## _sense_registers, p ## _ack_registers) \

}



#define INTC_IRQ_PINS_32(p, base, vect, str)				\

									\

static struct resource p ## _resources[] __initdata = {			\

	[0] = {								\

		.start	= base,						\

		.end	= base + 0x6c,					\

		.flags	= IORESOURCE_MEM,				\

	},								\

};									\

									\

enum {									\

	p ## _UNUSED = 0,						\

	INTC_IRQ_PINS_ENUM_16L(p),					\

	INTC_IRQ_PINS_ENUM_16H(p),					\

};									\

									\

static struct intc_vect p ## _vectors[] __initdata = {			\

	INTC_IRQ_PINS_VECT_16L(p, vect),				\

	INTC_IRQ_PINS_VECT_16H(p, vect),				\

};									\

									\

static struct intc_mask_reg p ## _mask_registers[] __initdata = {	\

	INTC_IRQ_PINS_MASK_16L(p, base),				\

	INTC_IRQ_PINS_MASK_16H(p, base),				\

};									\

									\

static struct intc_prio_reg p ## _prio_registers[] __initdata = {	\

	INTC_IRQ_PINS_PRIO_16L(p, base),				\

	INTC_IRQ_PINS_PRIO_16H(p, base),				\

};									\

									\

static struct intc_sense_reg p ## _sense_registers[] __initdata = {	\

	INTC_IRQ_PINS_SENSE_16L(p, base),				\

	INTC_IRQ_PINS_SENSE_16H(p, base),				\

};									\

									\

static struct intc_mask_reg p ## _ack_registers[] __initdata = {	\

	INTC_IRQ_PINS_ACK_16L(p, base),					\

	INTC_IRQ_PINS_ACK_16H(p, base),					\

};									\

									\

static struct intc_desc p ## _desc __initdata = {			\

	.name = str,							\

	.resource = p ## _resources,					\

	.num_resources = ARRAY_SIZE(p ## _resources),			\

	.hw = INTC_HW_DESC(p ## _vectors, NULL,				\

			     p ## _mask_registers, p ## _prio_registers, \

			     p ## _sense_registers, p ## _ack_registers) \

}



#endif  /* __ASM_MACH_INTC_H */