Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d09da868 authored by Devesh Jhunjhunwala's avatar Devesh Jhunjhunwala
Browse files

tracing: power: Define clock_set_rate_complete trace event



clk_set_rate event involves a variable overhead due to a
number of additional operations needed (regulator set voltage
operations, etc). Since the overhead may differ based on a
number of factors, add a clk_set_rate event so as to enable
recording of clk_set_rate operation latency.

Change-Id: Ie5c0ab1929f32e08b04d2a255e631c95a68e49fc
Signed-off-by: default avatarDevesh Jhunjhunwala <deveshj@codeaurora.org>
parent 20a5b840
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment