Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cc1282ed authored by Tony Truong's avatar Tony Truong
Browse files

msm: pcie: slow down PCIe PHY RX clock for SVS mode



In order for PCIe to reliabily work in SVS mode,
the PCIe PHY RX clock needs to be slowed.

Change-Id: Ic6edf487011ef4ac71d486210b1f6176e2142551
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent cdecac51
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment