Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 821af856 authored by Ingrid Gallardo's avatar Ingrid Gallardo Committed by Gerrit - the friendly Code Review server
Browse files

msm: mdss: fix pp timeout during transition from LP1 to power on



Skip "ctl setup" during LP1 to Display ON transition, since
this causes ping pong timeout due incorrect SW programming;
issue happens under following two conditions:
1. When the PP done is not received for the previous frame,
   reprogramming the non-double buffered registers to
   default value will cause MDP hang.
2. When last frame before LP1 state was partial update, then
   we exit LP1 mode, the next frame is also partial update
   then user-space and kernel do not change the SSPP registers
   which remain for the partial update frame.
   However due the "ctl setup", the mixer alone changes to full
   frame, causing the next frame to hang.
This change address both scenarios described above.

Change-Id: I031ca48f0e0c39f1b2cb51081ecd55b086fb4c9b
Signed-off-by: default avatarIngrid Gallardo <ingridg@codeaurora.org>
parent 32b4ba1e
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment