Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5775076f authored by Will Deacon's avatar Will Deacon Committed by Amit Pundir
Browse files

UPSTREAM: arm64: tlbflush: avoid flushing when fullmm == 1



The TLB gather code sets fullmm=1 when tearing down the entire address
space for an mm_struct on exit or execve. Given that the ASID allocator
will never re-allocate a dirty ASID, this flushing is not needed and can
simply be avoided in the flushing code.

Reviewed-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
Signed-off-by: default avatarCatalin Marinas <catalin.marinas@arm.com>

Bug: 31432001
Change-Id: I59e4d71b33bf7760466becfa4ea3513d0ad9bdae
(cherry picked from commit 5a7862e83000ccfd36db927c6f060458fe271157)
Signed-off-by: default avatarSami Tolvanen <samitolvanen@google.com>
parent 86b8836d
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment