Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 52a9f8f5 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Increase the snapshot size in device tree"

parents aaef2c45 78713e25

Documentation/devicetree/bindings/gpu/adreno.txt

+4 −0
Original line number Diff line number Diff line
@@ -130,6 +130,10 @@ Optional Properties: 
				rendering thread is running on masked CPUs.

				Bit 0 is for CPU-0, bit 1 is for CPU-1...



- qcom,snapshot-size:

				Specify the size of snapshot in bytes. This will override

				snapshot size defined in the driver code.



GPU Quirks:

- qcom,gpu-quirk-two-pass-use-wfi:

				Signal the GPU to set Set TWOPASSUSEWFI bit in

arch/arm/boot/dts/qcom/msm8937-gpu.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -57,6 +57,8 @@ 


		qcom,highest-bank-bit = <14>;



		qcom,snapshot-size = <1048576>; //bytes



		clocks = <&clock_gcc clk_gcc_oxili_gfx3d_clk>,

			<&clock_gcc clk_gcc_oxili_ahb_clk>,

			<&clock_gcc clk_gcc_bimc_gfx_clk>,

arch/arm/boot/dts/qcom/msm8953-gpu.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -75,6 +75,8 @@ 


		qcom,highest-bank-bit = <14>;



		qcom,snapshot-size = <1048576>; //bytes



		clocks = <&clock_gcc_gfx clk_gcc_oxili_gfx3d_clk>,

			<&clock_gcc_gfx clk_gcc_oxili_ahb_clk>,

			<&clock_gcc_gfx clk_gcc_bimc_gfx_clk>,

arch/arm/boot/dts/qcom/msm8996-gpu.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -77,6 +77,8 @@ 


		qcom,highest-bank-bit = <15>;



		qcom,snapshot-size = <1048576>; //bytes



		/* Trace bus */

		coresight-id = <300>;

		coresight-name = "coresight-gfx";

arch/arm/boot/dts/qcom/msmcobalt-gpu.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -77,6 +77,8 @@ 


		qcom,highest-bank-bit = <15>;



		qcom,snapshot-size = <1048576>; //bytes



		clocks = <&clock_gpu clk_gpucc_gfx3d_clk>,

			<&clock_gcc clk_gcc_gpu_cfg_ahb_clk>,

			<&clock_gpu clk_gpucc_rbbmtimer_clk>,