Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 78713e25 authored by Harshdeep Dhatt's avatar Harshdeep Dhatt
Browse files

ARM: dts: msm: Increase the snapshot size in device tree



Increase the size of snapshot static region to 1MB in the
device tree file for a5x targets which have preemption enabled.
This increase is needed to accommodate preemption records and
preemption history records. This overrides the snapshot size
specified in the driver code.

CRs-Fixed: 999360
Change-Id: I2cd27481cc0fb189e35ea44709fe27ad0884fcfd
Signed-off-by: default avatarHarshdeep Dhatt <hdhatt@codeaurora.org>
parent fe142d0b
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -130,6 +130,10 @@ Optional Properties:
				rendering thread is running on masked CPUs.
				Bit 0 is for CPU-0, bit 1 is for CPU-1...

- qcom,snapshot-size:
				Specify the size of snapshot in bytes. This will override
				snapshot size defined in the driver code.

GPU Quirks:
- qcom,gpu-quirk-two-pass-use-wfi:
				Signal the GPU to set Set TWOPASSUSEWFI bit in
+2 −0
Original line number Diff line number Diff line
@@ -57,6 +57,8 @@

		qcom,highest-bank-bit = <14>;

		qcom,snapshot-size = <1048576>; //bytes

		clocks = <&clock_gcc clk_gcc_oxili_gfx3d_clk>,
			<&clock_gcc clk_gcc_oxili_ahb_clk>,
			<&clock_gcc clk_gcc_bimc_gfx_clk>,
+2 −0
Original line number Diff line number Diff line
@@ -75,6 +75,8 @@

		qcom,highest-bank-bit = <14>;

		qcom,snapshot-size = <1048576>; //bytes

		clocks = <&clock_gcc_gfx clk_gcc_oxili_gfx3d_clk>,
			<&clock_gcc_gfx clk_gcc_oxili_ahb_clk>,
			<&clock_gcc_gfx clk_gcc_bimc_gfx_clk>,
+2 −0
Original line number Diff line number Diff line
@@ -77,6 +77,8 @@

		qcom,highest-bank-bit = <15>;

		qcom,snapshot-size = <1048576>; //bytes

		/* Trace bus */
		coresight-id = <300>;
		coresight-name = "coresight-gfx";
+2 −0
Original line number Diff line number Diff line
@@ -77,6 +77,8 @@

		qcom,highest-bank-bit = <15>;

		qcom,snapshot-size = <1048576>; //bytes

		clocks = <&clock_gpu clk_gpucc_gfx3d_clk>,
			<&clock_gcc clk_gcc_gpu_cfg_ahb_clk>,
			<&clock_gpu clk_gpucc_rbbmtimer_clk>,