Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 37c011b0 authored by Hareesh Gundu's avatar Hareesh Gundu
Browse files

msm: kgsl: Change GPU clock gating sequence for A4XX and A5XX



Disable SP clock before programming the clock gating control
registers and enable back SP clock.

CRs-Fixed: 1061048
Change-Id: Ic19a8a67fe0e192c9c7c3f855c7eb33901ca2adc
Signed-off-by: default avatarHareesh Gundu <hareeshg@codeaurora.org>
parent f75f8e91
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment