Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 19edfb94 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: configure VDD_APCC CPR for HMSS alternate PLL on msm8996v3"

parents f4b3fff4 fe815eac

arch/arm/boot/dts/qcom/msm8996-regulator.dtsi

+7 −9
Original line number Diff line number Diff line
@@ -576,9 +576,7 @@ 
		vdd-thread0-ldo-ret-supply = <&kryo0_retention_vreg>;

		vdd-thread1-ldo-ret-supply = <&kryo1_retention_vreg>;



		qcom,cpr-enable;

		qcom,cpr-hw-closed-loop;

		qcom,cpr-clock-throttling = <0x20>;



		thread@0 {

			qcom,cpr-thread-id = <0>;
@@ -610,9 +608,9 @@ 
					1140000>;

				qcom,cpr-voltage-floor =

					<470000  470000  470000  470000  470000

					 470000  470000  470000  470000  470000

					 470000  470000  470000  470000  470000

					 470000>;

					 470000  680000  680000  680000  680000

					 680000  680000  680000  680000  680000

					 680000>;

				qcom,cpr-floor-to-ceiling-max-range =

					 <80000   80000   80000   80000   80000

					  80000   80000   80000   80000   80000
@@ -744,10 +742,10 @@ 
				       1140000 1140000 1140000 1140000 1140000>;

				qcom,cpr-voltage-floor =

				       <470000  470000  470000  470000  470000

					470000  470000  470000  470000  470000

					470000  470000  470000  470000  470000

					470000  470000  470000  470000  470000

					470000  470000  470000  470000  470000>;

					470000  680000  680000  680000  680000

					680000  680000  680000  680000  680000

					680000  680000  680000  680000  680000

					680000  680000  680000  680000  680000>;

				qcom,cpr-floor-to-ceiling-max-range =

					<80000   80000   80000   80000   80000

					 80000   80000   80000   80000   80000

arch/arm/boot/dts/qcom/msm8996-v2.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -78,6 +78,7 @@ 
	qcom,apm-hysteresis-voltage = <5000>;



	qcom,cpr-enable;

	qcom,cpr-clock-throttling = <0x20>;

};



&apc0_pwrcl_vreg {