Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 581a9237 authored by Andrzej Hajda's avatar Andrzej Hajda Committed by Archit Taneja
Browse files

drm/bridge/sii8620: improve gen2 write burst IRQ routine 



The patch adds code to report back feature complete IRQ, and code
to read and drop burst writes from peer.

Signed-off-by: default avatarAndrzej Hajda <a.hajda@samsung.com>
Signed-off-by: default avatarArchit Taneja <architt@codeaurora.org>
Link: http://patchwork.freedesktop.org/patch/msgid/1485935272-17337-23-git-send-email-a.hajda@samsung.com
parent 269ed8ee

drivers/gpu/drm/bridge/sil-sii8620.c

+20 −1
Original line number Diff line number Diff line
@@ -1605,12 +1605,31 @@ static void sii8620_irq_disc(struct sii8620 *ctx) 
	sii8620_write(ctx, REG_CBUS_DISC_INTR0, stat);

}



static void sii8620_read_burst(struct sii8620 *ctx)

{

	u8 buf[17];



	sii8620_read_buf(ctx, REG_MDT_RCV_READ_PORT, buf, ARRAY_SIZE(buf));

	sii8620_write(ctx, REG_MDT_RCV_CTRL, BIT_MDT_RCV_CTRL_MDT_RCV_EN |

		      BIT_MDT_RCV_CTRL_MDT_DELAY_RCV_EN |

		      BIT_MDT_RCV_CTRL_MDT_RFIFO_CLR_CUR);

	sii8620_readb(ctx, REG_MDT_RFIFO_STAT);

}



static void sii8620_irq_g2wb(struct sii8620 *ctx)

{

	u8 stat = sii8620_readb(ctx, REG_MDT_INT_0);



	if (stat & BIT_MDT_IDLE_AFTER_HAWB_DISABLE)

		dev_dbg(ctx->dev, "HAWB idle\n");

		if (sii8620_is_mhl3(ctx))

			sii8620_mt_set_int(ctx, MHL_INT_REG(RCHANGE),

				MHL_INT_RC_FEAT_COMPLETE);



	if (stat & BIT_MDT_RFIFO_DATA_RDY)

		sii8620_read_burst(ctx);



	if (stat & BIT_MDT_XFIFO_EMPTY)

		sii8620_write(ctx, REG_MDT_XMIT_CTRL, 0);



	sii8620_write(ctx, REG_MDT_INT_0, stat);

}