Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f456834a authored by Ian Munsie's avatar Ian Munsie Committed by Michael Ellerman
Browse files

powerpc/powernv: Split cxl code out into a separate file 



The support for using the Mellanox CX4 in cxl mode will require
additions to the PHB code. In preparation for this, move the existing
cxl code out of pci-ioda.c into a separate pci-cxl.c file to keep things
more organised.

Signed-off-by: default avatarIan Munsie <imunsie@au1.ibm.com>
Reviewed-by: default avatarAndrew Donnellan <andrew.donnellan@au1.ibm.com>
Reviewed-by: default avatarFrederic Barrat <fbarrat@linux.vnet.ibm.com>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent fc9f75ef

arch/powerpc/platforms/powernv/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -6,6 +6,7 @@ obj-y += opal-kmsg.o 


obj-$(CONFIG_SMP)	+= smp.o subcore.o subcore-asm.o

obj-$(CONFIG_PCI)	+= pci.o pci-ioda.o npu-dma.o

obj-$(CONFIG_CXL_BASE)	+= pci-cxl.o

obj-$(CONFIG_EEH)	+= eeh-powernv.o

obj-$(CONFIG_PPC_SCOM)	+= opal-xscom.o

obj-$(CONFIG_MEMORY_FAILURE)	+= opal-memory-errors.o

arch/powerpc/platforms/powernv/pci-cxl.c

0 → 100644
+163 −0
Original line number Diff line number Diff line 
/*

 * Copyright 2014-2016 IBM Corp.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * as published by the Free Software Foundation; either version

 * 2 of the License, or (at your option) any later version.

 */



#include <asm/pnv-pci.h>

#include <asm/opal.h>



#include "pci.h"



struct device_node *pnv_pci_get_phb_node(struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);



	return of_node_get(hose->dn);

}

EXPORT_SYMBOL(pnv_pci_get_phb_node);



int pnv_phb_to_cxl_mode(struct pci_dev *dev, uint64_t mode)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	struct pnv_ioda_pe *pe;

	int rc;



	pe = pnv_ioda_get_pe(dev);

	if (!pe)

		return -ENODEV;



	pe_info(pe, "Switching PHB to CXL\n");



	rc = opal_pci_set_phb_cxl_mode(phb->opal_id, mode, pe->pe_number);

	if (rc == OPAL_UNSUPPORTED)

		dev_err(&dev->dev, "Required cxl mode not supported by firmware - update skiboot\n");

	else if (rc)

		dev_err(&dev->dev, "opal_pci_set_phb_cxl_mode failed: %i\n", rc);



	return rc;

}

EXPORT_SYMBOL(pnv_phb_to_cxl_mode);



/* Find PHB for cxl dev and allocate MSI hwirqs?

 * Returns the absolute hardware IRQ number

 */

int pnv_cxl_alloc_hwirqs(struct pci_dev *dev, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int hwirq = msi_bitmap_alloc_hwirqs(&phb->msi_bmp, num);



	if (hwirq < 0) {

		dev_warn(&dev->dev, "Failed to find a free MSI\n");

		return -ENOSPC;

	}



	return phb->msi_base + hwirq;

}

EXPORT_SYMBOL(pnv_cxl_alloc_hwirqs);



void pnv_cxl_release_hwirqs(struct pci_dev *dev, int hwirq, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;



	msi_bitmap_free_hwirqs(&phb->msi_bmp, hwirq - phb->msi_base, num);

}

EXPORT_SYMBOL(pnv_cxl_release_hwirqs);



void pnv_cxl_release_hwirq_ranges(struct cxl_irq_ranges *irqs,

				  struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int i, hwirq;



	for (i = 1; i < CXL_IRQ_RANGES; i++) {

		if (!irqs->range[i])

			continue;

		pr_devel("cxl release irq range 0x%x: offset: 0x%lx  limit: %ld\n",

			 i, irqs->offset[i],

			 irqs->range[i]);

		hwirq = irqs->offset[i] - phb->msi_base;

		msi_bitmap_free_hwirqs(&phb->msi_bmp, hwirq,

				       irqs->range[i]);

	}

}

EXPORT_SYMBOL(pnv_cxl_release_hwirq_ranges);



int pnv_cxl_alloc_hwirq_ranges(struct cxl_irq_ranges *irqs,

			       struct pci_dev *dev, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int i, hwirq, try;



	memset(irqs, 0, sizeof(struct cxl_irq_ranges));



	/* 0 is reserved for the multiplexed PSL DSI interrupt */

	for (i = 1; i < CXL_IRQ_RANGES && num; i++) {

		try = num;

		while (try) {

			hwirq = msi_bitmap_alloc_hwirqs(&phb->msi_bmp, try);

			if (hwirq >= 0)

				break;

			try /= 2;

		}

		if (!try)

			goto fail;



		irqs->offset[i] = phb->msi_base + hwirq;

		irqs->range[i] = try;

		pr_devel("cxl alloc irq range 0x%x: offset: 0x%lx  limit: %li\n",

			 i, irqs->offset[i], irqs->range[i]);

		num -= try;

	}

	if (num)

		goto fail;



	return 0;

fail:

	pnv_cxl_release_hwirq_ranges(irqs, dev);

	return -ENOSPC;

}

EXPORT_SYMBOL(pnv_cxl_alloc_hwirq_ranges);



int pnv_cxl_get_irq_count(struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;



	return phb->msi_bmp.irq_count;

}

EXPORT_SYMBOL(pnv_cxl_get_irq_count);



int pnv_cxl_ioda_msi_setup(struct pci_dev *dev, unsigned int hwirq,

			   unsigned int virq)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	unsigned int xive_num = hwirq - phb->msi_base;

	struct pnv_ioda_pe *pe;

	int rc;



	if (!(pe = pnv_ioda_get_pe(dev)))

		return -ENODEV;



	/* Assign XIVE to PE */

	rc = opal_pci_set_xive_pe(phb->opal_id, pe->pe_number, xive_num);

	if (rc) {

		pe_warn(pe, "%s: OPAL error %d setting msi_base 0x%x "

			"hwirq 0x%x XIVE 0x%x PE\n",

			pci_name(dev), rc, phb->msi_base, hwirq, xive_num);

		return -EIO;

	}

	pnv_set_msi_irq_chip(phb, virq);



	return 0;

}

EXPORT_SYMBOL(pnv_cxl_ioda_msi_setup);

arch/powerpc/platforms/powernv/pci-ioda.c

+3 −156
Original line number Diff line number Diff line
@@ -595,7 +595,7 @@ static int pnv_ioda_get_pe_state(struct pnv_phb *phb, int pe_no) 
 * but in the meantime, we need to protect them to avoid warnings

 */

#ifdef CONFIG_PCI_MSI

static struct pnv_ioda_pe *pnv_ioda_get_pe(struct pci_dev *dev)

struct pnv_ioda_pe *pnv_ioda_get_pe(struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;
@@ -2700,7 +2700,7 @@ static void pnv_ioda2_msi_eoi(struct irq_data *d) 
}





static void set_msi_irq_chip(struct pnv_phb *phb, unsigned int virq)

void pnv_set_msi_irq_chip(struct pnv_phb *phb, unsigned int virq)

{

	struct irq_data *idata;

	struct irq_chip *ichip;
@@ -2722,159 +2722,6 @@ static void set_msi_irq_chip(struct pnv_phb *phb, unsigned int virq) 
	irq_set_chip(virq, &phb->ioda.irq_chip);

}



#ifdef CONFIG_CXL_BASE



struct device_node *pnv_pci_get_phb_node(struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);



	return of_node_get(hose->dn);

}

EXPORT_SYMBOL(pnv_pci_get_phb_node);



int pnv_phb_to_cxl_mode(struct pci_dev *dev, uint64_t mode)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	struct pnv_ioda_pe *pe;

	int rc;



	pe = pnv_ioda_get_pe(dev);

	if (!pe)

		return -ENODEV;



	pe_info(pe, "Switching PHB to CXL\n");



	rc = opal_pci_set_phb_cxl_mode(phb->opal_id, mode, pe->pe_number);

	if (rc == OPAL_UNSUPPORTED)

		dev_err(&dev->dev, "Required cxl mode not supported by firmware - update skiboot\n");

	else if (rc)

		dev_err(&dev->dev, "opal_pci_set_phb_cxl_mode failed: %i\n", rc);



	return rc;

}

EXPORT_SYMBOL(pnv_phb_to_cxl_mode);



/* Find PHB for cxl dev and allocate MSI hwirqs?

 * Returns the absolute hardware IRQ number

 */

int pnv_cxl_alloc_hwirqs(struct pci_dev *dev, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int hwirq = msi_bitmap_alloc_hwirqs(&phb->msi_bmp, num);



	if (hwirq < 0) {

		dev_warn(&dev->dev, "Failed to find a free MSI\n");

		return -ENOSPC;

	}



	return phb->msi_base + hwirq;

}

EXPORT_SYMBOL(pnv_cxl_alloc_hwirqs);



void pnv_cxl_release_hwirqs(struct pci_dev *dev, int hwirq, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;



	msi_bitmap_free_hwirqs(&phb->msi_bmp, hwirq - phb->msi_base, num);

}

EXPORT_SYMBOL(pnv_cxl_release_hwirqs);



void pnv_cxl_release_hwirq_ranges(struct cxl_irq_ranges *irqs,

				  struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int i, hwirq;



	for (i = 1; i < CXL_IRQ_RANGES; i++) {

		if (!irqs->range[i])

			continue;

		pr_devel("cxl release irq range 0x%x: offset: 0x%lx  limit: %ld\n",

			 i, irqs->offset[i],

			 irqs->range[i]);

		hwirq = irqs->offset[i] - phb->msi_base;

		msi_bitmap_free_hwirqs(&phb->msi_bmp, hwirq,

				       irqs->range[i]);

	}

}

EXPORT_SYMBOL(pnv_cxl_release_hwirq_ranges);



int pnv_cxl_alloc_hwirq_ranges(struct cxl_irq_ranges *irqs,

			       struct pci_dev *dev, int num)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	int i, hwirq, try;



	memset(irqs, 0, sizeof(struct cxl_irq_ranges));



	/* 0 is reserved for the multiplexed PSL DSI interrupt */

	for (i = 1; i < CXL_IRQ_RANGES && num; i++) {

		try = num;

		while (try) {

			hwirq = msi_bitmap_alloc_hwirqs(&phb->msi_bmp, try);

			if (hwirq >= 0)

				break;

			try /= 2;

		}

		if (!try)

			goto fail;



		irqs->offset[i] = phb->msi_base + hwirq;

		irqs->range[i] = try;

		pr_devel("cxl alloc irq range 0x%x: offset: 0x%lx  limit: %li\n",

			 i, irqs->offset[i], irqs->range[i]);

		num -= try;

	}

	if (num)

		goto fail;



	return 0;

fail:

	pnv_cxl_release_hwirq_ranges(irqs, dev);

	return -ENOSPC;

}

EXPORT_SYMBOL(pnv_cxl_alloc_hwirq_ranges);



int pnv_cxl_get_irq_count(struct pci_dev *dev)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;



	return phb->msi_bmp.irq_count;

}

EXPORT_SYMBOL(pnv_cxl_get_irq_count);



int pnv_cxl_ioda_msi_setup(struct pci_dev *dev, unsigned int hwirq,

			   unsigned int virq)

{

	struct pci_controller *hose = pci_bus_to_host(dev->bus);

	struct pnv_phb *phb = hose->private_data;

	unsigned int xive_num = hwirq - phb->msi_base;

	struct pnv_ioda_pe *pe;

	int rc;



	if (!(pe = pnv_ioda_get_pe(dev)))

		return -ENODEV;



	/* Assign XIVE to PE */

	rc = opal_pci_set_xive_pe(phb->opal_id, pe->pe_number, xive_num);

	if (rc) {

		pe_warn(pe, "%s: OPAL error %d setting msi_base 0x%x "

			"hwirq 0x%x XIVE 0x%x PE\n",

			pci_name(dev), rc, phb->msi_base, hwirq, xive_num);

		return -EIO;

	}

	set_msi_irq_chip(phb, virq);



	return 0;

}

EXPORT_SYMBOL(pnv_cxl_ioda_msi_setup);

#endif



static int pnv_pci_ioda_msi_setup(struct pnv_phb *phb, struct pci_dev *dev,

				  unsigned int hwirq, unsigned int virq,

				  unsigned int is_64, struct msi_msg *msg)
@@ -2931,7 +2778,7 @@ static int pnv_pci_ioda_msi_setup(struct pnv_phb *phb, struct pci_dev *dev, 
	}

	msg->data = be32_to_cpu(data);



	set_msi_irq_chip(phb, virq);

	pnv_set_msi_irq_chip(phb, virq);



	pr_devel("%s: %s-bit MSI on hwirq %x (xive #%d),"

		 " address=%x_%08x data=%x PE# %d\n",

arch/powerpc/platforms/powernv/pci.h

+6 −0
Original line number Diff line number Diff line 
#ifndef __POWERNV_PCI_H

#define __POWERNV_PCI_H



#include <linux/iommu.h>

#include <asm/iommu.h>

#include <asm/msi_bitmap.h>



struct pci_dn;



enum pnv_phb_type {
@@ -212,6 +216,8 @@ extern void pnv_pci_dma_dev_setup(struct pci_dev *pdev); 
extern void pnv_pci_dma_bus_setup(struct pci_bus *bus);

extern int pnv_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type);

extern void pnv_teardown_msi_irqs(struct pci_dev *pdev);

extern struct pnv_ioda_pe *pnv_ioda_get_pe(struct pci_dev *dev);

extern void pnv_set_msi_irq_chip(struct pnv_phb *phb, unsigned int virq);



extern void pe_level_printk(const struct pnv_ioda_pe *pe, const char *level,

			    const char *fmt, ...);