Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8010f13a authored by Tero Kristo's avatar Tero Kristo Committed by Tony Lindgren
Browse files

ARM: dts: am43xx: add support for clkout1 clock 



clkout1 clock node and its generation tree was missing. Add this based
on the data on TRM and PRCM functional spec.

Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
Tested-by: default avatarBenoit Parrot <bparrot@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 4cb53a23

arch/arm/boot/dts/am43xx-clocks.dtsi

+54 −0
Original line number Original line Diff line number Diff line
@@ -771,4 +771,58 @@ 
		ti,bit-shift = <8>;

		ti,bit-shift = <8>;

		reg = <0x8a68>;

		reg = <0x8a68>;

	};

	};



	clkout1_osc_div_ck: clkout1_osc_div_ck {

		#clock-cells = <0>;

		compatible = "ti,divider-clock";

		clocks = <&sys_clkin_ck>;

		ti,bit-shift = <20>;

		ti,max-div = <4>;

		reg = <0x4100>;

	};



	clkout1_src2_mux_ck: clkout1_src2_mux_ck {

		#clock-cells = <0>;

		compatible = "ti,mux-clock";

		clocks = <&clk_rc32k_ck>, <&sysclk_div>, <&dpll_ddr_m2_ck>,

			 <&dpll_per_m2_ck>, <&dpll_disp_m2_ck>,

			 <&dpll_mpu_m2_ck>;

		reg = <0x4100>;

	};



	clkout1_src2_pre_div_ck: clkout1_src2_pre_div_ck {

		#clock-cells = <0>;

		compatible = "ti,divider-clock";

		clocks = <&clkout1_src2_mux_ck>;

		ti,bit-shift = <4>;

		ti,max-div = <8>;

		reg = <0x4100>;

	};



	clkout1_src2_post_div_ck: clkout1_src2_post_div_ck {

		#clock-cells = <0>;

		compatible = "ti,divider-clock";

		clocks = <&clkout1_src2_pre_div_ck>;

		ti,bit-shift = <8>;

		ti,max-div = <32>;

		ti,index-power-of-two;

		reg = <0x4100>;

	};



	clkout1_mux_ck: clkout1_mux_ck {

		#clock-cells = <0>;

		compatible = "ti,mux-clock";

		clocks = <&clkout1_osc_div_ck>, <&clk_rc32k_ck>,

			 <&clkout1_src2_post_div_ck>, <&dpll_extdev_m2_ck>;

		ti,bit-shift = <16>;

		reg = <0x4100>;

	};



	clkout1_ck: clkout1_ck {

		#clock-cells = <0>;

		compatible = "ti,gate-clock";

		clocks = <&clkout1_mux_ck>;

		ti,bit-shift = <23>;

		reg = <0x4100>;

	};

};
 
};