Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7a0d1eed authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

Revert "drm/i915: set conservative clock gating values on VLV v2" 



We're disabling a boatload of clock gating features on VLV. Maybe these
days we don't need to do that. At least I'm not aware of any workarounds
with this level of paranoia.

This reverts commit 4e8c84a5.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarRodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent afd58e79

drivers/gpu/drm/i915/intel_pm.c

+1 −10
Original line number Diff line number Diff line
@@ -4963,16 +4963,7 @@ static void valleyview_init_clock_gating(struct drm_device *dev) 
	 * Disable clock gating on th GCFG unit to prevent a delay

	 * in the reporting of vblank events.

	 */

	I915_WRITE(VLV_GUNIT_CLOCK_GATE, 0xffffffff);



	/* Conservative clock gating settings for now */

	I915_WRITE(0x9400, 0xffffffff);

	I915_WRITE(0x9404, 0xffffffff);

	I915_WRITE(0x9408, 0xffffffff);

	I915_WRITE(0x940c, 0xffffffff);

	I915_WRITE(0x9410, 0xffffffff);

	I915_WRITE(0x9414, 0xffffffff);

	I915_WRITE(0x9418, 0xffffffff);

	I915_WRITE(VLV_GUNIT_CLOCK_GATE, GCFG_DIS);

}



static void g4x_init_clock_gating(struct drm_device *dev)