Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 10d9be6e authored by Mikko Perttunen's avatar Mikko Perttunen Committed by Thierry Reding
Browse files

clk: tegra: Unlock top rates for Tegra124 DFLL clock



The new determine_rate prototype allows for clock rates exceeding
2^31-1 Hz to be used. Switch the DFLL clock to use determine_rate
instead of round_rate and unlock the top rates supported by the
Tegra124.

Signed-off-by: default avatarMikko Perttunen <mikko.perttunen@kapsi.fi>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 6ff33f39
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment